Abstract-This paper presents a new fault-tolerant solution for cascaded H-bridge (CHB) converters, which generates equal output voltages in both prefault and single fault conditions. To generate a balanced three-phase voltage with the highest amplitude regardless of the fault location and its type, an auxiliary module is employed in series with the CHB converter. The auxiliary module is a two-level voltagesource inverter with a capacitive dc link. The module is brought to the circuit after fault detection and its capacitor is charged by a novel algorithm to the reference value. Then, using the space vector modulation, the inverter's reference space vector is synthesized and the voltage of auxiliary module is kept constant. The validation of the proposed method is confirmed by simulations and experiments on a three-phase five-level CHB converter.
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I. INTRODUCTION
T HE demand for high power converters has increased in recent years. Multilevel voltage-source inverters are one of the main converters used in high power applications [1] . These converters offer some notable advantages over conventional two-level converters which make them a desired choice for a wide variety of applications. Some of their advantages are lower harmonic distortion, electromagnetic interference, and stress on power switches [2] .
Many multilevel converter topologies have been introduced in the literature, but among them there are four well-known topologies, i.e., neutral point clamped, flying capacitor, cascaded H-bridge (CHB), and modular multilevel converter [2] .
In multilevel converters, a significant number of semiconductor switches is used (compared to conventional two-level converters) which increases the possibility of failure. Because of large number of switches and voltage levels in these converters, fault diagnosis and localization are more complicated [3] . Any switch fault should be quickly detected to avoid spread of damages and to rapidly perform fault-tolerant algorithm. Several methods have been proposed for short-switch and open-switch fault detection in semiconductor switches. After short-switch failure, a shout-through condition may happen in the faulty leg. The driver of complementary switch in that leg, however, can detect the surge current and turn off the healthy switch in less than 10 μs, before its failure [4] , [5] . A fault interrupt is also sent to the main controller which is used for fault localization. Among short-switch fault detection methods, desaturation and di/dt feedback-based methods are faster and more reliable [6] , [7] . After open-switch failure, the current path in the faulty switch is broken and continuing the operation for a long period may damage the converter or load. In [8] - [11] , some important fault detection methods for multilevel converters have been introduced.
Since multilevel converters are being used in high-power applications, it is desirable to prevent unwanted interrupts even after fault occurrence. Different methods have been suggested for fault-tolerant operation of power electronic converters [12] , [13] . Many of these fault-tolerant methods have been proposed particularly for CHB converters. These methods can be categorized as software-or hardware-based solutions [12] . In all of these solutions, the faulty switch must be bypassed. To isolate the faulty cell, bypass switches, e.g., contactors or thyristors can be used in ac terminals of H-bridge cells [14] - [16] . Some other methods bypass the faulty leg through sending proper command to the complementary switch in that leg [17] , [18] . This idea helps us to use the remaining leg or states of that H-bridge cell [19] , [20] . To bypass the faulty leg, when the failure type is short-switch, the complementary switch is held off and when the failure type is open-switch, the complementary switch is held on.
In software-based solutions, there is no need for additional elements and by using the modularity of CHB converter and applying some changes to the modulation, the continuous operation of the system will be guaranteed. One simple solution is bypassing the faulty cell and decreasing the modulation index to generate a balanced three-phase voltage. In this method, the corresponding healthy cells should also be bypassed in other legs [11] . For better use of H-bridge cells, some methods have been presented in [14] , [15] , and [21] where the faulty cell is bypassed, and amplitude and phase of reference phase voltages are changed to generate balanced line-to-line voltages. In [22] , a hybrid modulation that is based on space vector modulation (SVM) has been presented for fault-tolerant operation.
Another solution for fault-tolerant operation is presented in [17] , which bypasses the faulty cell and corresponding cells in other legs and increases the voltage of rest dc links. Using this method, all the H-bridge cells must be oversized. Moreover, this method cannot be used in the CHB structures which are fed by diode rectifiers, photovoltaic panels, or batteries.
In hardware-based solutions, some extra elements are considered in the converter topology. Even though the insertion of extra elements increases the total cost, it guarantees the uninterruptable operation of the power converter with the maximum capacity under fault conditions. A simple solution is to insert some reserve H-bridges in the CHB converter. In conditions where one fault must be tolerated, one extra H-bridge cell is enough in each phase [17] , [18] . A modified SVM method with additional elements is presented in [19] . In this method, SVM is manipulated for fault-tolerant operation of converter. This method, however, needs an isolated dc source and the maximum achievable voltage is lower than normal condition.
In this paper, a new method is presented for fault-tolerant operation of a three-phase CHB converter under short-switch or open-switch faults. In this method, an auxiliary module is inserted to the system after the fault. Auxiliary module is made by six semiconductor switches and one capacitor. Although no extra voltage source is employed, the maximum rated power is achieved in fault condition. To achieve higher utilization of dclink voltage and to control the capacitor voltage in the module, SVM technique is used for switching.
II. FAULT-TOLERANT SOLUTION BASICS
A. Fault Effect on the CHB Converter
The structure of a three-phase 2n+1 level CHB converter which is made by series connection of n H-bridge cells in each phase and its cell topology are shown in Fig. 1(a) , and (b), respectively. In normal condition, the cell output could be +V dc , 0, and −V dc due to the state of switches. Switching commands in one leg are also complementary which means that when S 1 is ON, S 3 is OFF and vice versa.
After short-switch failure, a shout-through condition may happen in the corresponding leg (of H-bridge cell) and surge current will flow in that leg. Since the H-bridge cell is fed by an independent voltage source and the surge current is closed internally, it does not affect the phase current.
After open-switch failure, the current path in the faulty switch is opened and current flows through the antiparallel diode of complementary switch. In such condition, the complementary switch is held on and one voltage level is missed. Moreover, overvoltage or overcurrent will not happen due to the broken path.
It is worth mentioning that the fault detection is not a concern of this paper and it is assumed that the fault type and its location are recognized after fault occurrence. The short-switch failure, for example, can be detected in the modern gate driver circuits based on desaturation or di/dt feedback methods [4] , [6] . In open-switch fault condition, the waveform analysis method can be used which detects the fault type and its location in few milliseconds [10] . After short-switch (open-switch) failure, the switch is always on (off) regardless of the gate command. To prevent further damages, the faulty leg must be bypassed quickly after fault localization. To achieve this goal, if the fault type is short-switch, the complementary switch remains off to prevent shout-through event; but if the fault type is open-switch, the complementary switch remains on to form the current path. According to Table I , after fault occurrence and bypassing the faulty leg, one voltage level is missed. If the missing level is +V dc , the fault group is defined as F 1 and if it is −V dc , the fault group is defined as F 2 [23] . In other words, in fault group F 1 , there is an openswitch fault in the pair (S 1 , S 4 ) or a short-switch fault in the pair (S 2 , S 3 ). In contrast, if the open-switch fault is in the pair (S 2 , S 3 ) or short-switch fault is in the pair (S 1 , S 4 ), the fault group is F 2 .
Many modulation techniques have been introduced for CHB converters, and among them pulse width modulation and SVM are the most attractive ones. Since SVM offers redundancy op- tion for switching, it is attractive for fault-tolerant techniques. Hence, this modulation technique is used in this paper. The reference vector in SVM can be achieved simply by (1) [24] 
where v aN , v bN , and v cN are reference voltages of phases a, b, and c, respectively. V represents the space vector magnitude and θ is the phase angle which are shown in the space vector diagram of a five-level converter in Fig. 2 . After a single fault, one voltage level is missed and available space vectors are different from those in Fig. 2 . If the fault group is F 1 and it is in phase a, available space vectors are similar to those in Fig. 3(a) . If the fault group is F 2 , −2V dc voltage level cannot be produced in phase a, and in consequence, the available space vectors are as shown in Fig. 3(b) . Same as the fault in phase a, available space vectors after fault in phases b and c are as shown in Figs. 4 and 5, respectively. In these figures, points marked with "×" are not achievable.
Since the fault location and its group are not determined before the fault occurrence, the fault-tolerant method should be effective for all fault scenarios. Fig. 6(a) shows the structure of a five-level CHB converter with a series-connected auxiliary module. The proposed auxiliary module in this paper is shown in Fig. 6(b) , where it can produce two voltage levels (0, +V dc ) on each phase output. By using this module, all the missed states in different fault conditions can be produced.
B. Operating Principle of the Auxiliary Module
Assuming that the voltage of the dc-link capacitor in the auxiliary module is equal to V dc , the module will be able to produce two voltage levels on each phase output; hence, a healthy m-level CHB converter with the proposed series module can produce m+1 voltage levels, before fault condition. Considering this point, it is clear that after a single fault and bypassing the faulty leg, the converter will be able to produce m levels in each phase.
In the demonstrated five-level converter in Fig. 6 , for example, if the converter is healthy and the auxiliary module is employed, the structure can produce six voltage levels in each phase. The corresponding space vector diagram, therefore, has one more layer compared to the five-level converter. In the single fault condition, however, the outer layer is lost and the available vectors to produce balanced output voltages are similar to those in Fig. 2 .
To better understand the operating principle of the auxiliary module after fault condition, an example is given. Assume that fault F 1 occurs in phase a of the five-level CHB converter. As depicted in Fig. 3(a) , some states (which are shown with "×") are unavailable. To produce these states, the switches (S a , S b , S c , S a , S b , S c ) in the auxiliary module should satisfy the specified conditions in Table II . In this table, state "1" means that the upper switch in the auxiliary module is on; otherwise it is off. Moreover, in state " * ," the corresponding switch can accept either on or off commands. These redundant states can be used for voltage regulation of the dc-link capacitor in the auxiliary module. Returning to the example, during fault F 1 in phase a, it is necessary to satisfy the restrictions in the first and last row of Table II in order to generate the missed states in Fig. 3(a) . The restrictions for any other fault type can also be found in Table II. In brief, the available states in the CHB converter and the defined states in Table II (for the auxiliary module) can be used to: 1) synthesize the desired reference space vector, and 2) regulate the voltage of the auxiliary capacitor.
C. Voltage Regulation of Auxiliary Module's Capacitor
The use of a dc-link capacitor in the proposed method instead of a dc supply reduces the module complexity and size, but the capacitor voltage must be regulated in the desired range. To achieve this goal, three different operating modes are defined and are explained in the following sections.
1) Off Mode:
This mode is defined for the normal operation, where there is no fault in the converter. To prevent power losses in normal condition, the auxiliary module is bypassed by the state change switches R 1 and R 2 as it is shown in Fig. 6(b) . State change switches can be contactors or thyristors [12] - [16] , [20] . Contactors have negligible conduction losses, and antiparallel thyristors can insert auxiliary module more quickly after fault detection [12] . A compromise between cost, power rating, conduction losses, and insertion time of auxiliary module must be done to select the proper state change switches. From the design point of view, the state change switches should tolerate the voltage of one dc link and the current amplitude is equal to the peak of load current.
In off operating mode, the semiconductor switches in the auxiliary module are off and the capacitor voltage (v cap ) is zero.
2) Transient Mode: This mode starts after fault detection and localization. In this mode, the faulty leg is bypassed and the auxiliary capacitor C aux is charged to the rated value V dc as fast as possible. To achieve this goal, three lower switches in the auxiliary module (S a , S b , S c ) are turned ON to carry phase currents, then R 1 and R 2 are opened. By using contactors as state change switches, the reconfiguration time to insert the auxiliary module is few milliseconds (i.e., 30-50 ms), while in case of thyristor switches, it is less than a half cycle. To accelerate the charging rate of C aux , the maximum positive current must flow through the capacitor. Hence, if the corresponding phase current sign is negative (i x < 0), the upper switch in the auxiliary leg S x is turned ON, else the lower switch is turned on, where x defines a, b, or c. Moreover, if it is possible, the reference space vector is generated by the CHB converter; otherwise, the nearest space vector is synthesized. This procedure continues until the capacitor voltage v cap becomes equal to V dc .
3) Stable Mode: When v cap reaches V dc , the converter modulation is changed to produce the balanced line-to-line voltages, same as prefault condition.
In this mode, the current that flows through the auxiliary capacitor C aux is described by
where s a , s b , s c are the state of switches that were defined in Section II-B. Furthermore, i cap is the current of C aux and i a , i b , and i c are the phase currents. As mentioned in Section II-B, s a , s b , s c are selected not only to incorporate auxiliary module in synthesizing the converter line-to-line voltages but also to keep the capacitor voltage v cap close to V dc . Among these two goals, generating the reference space vector has higher priority.
In some cases, especially in synthesizing the large modulation indices, there is no redundancy. For instance, if the reference space vector is in the missed region, at least two legs of the auxiliary module must be involved in the generation of reference space vector, and, therefore, there is no extra redundancy.
In this section, a method is presented which determines the proper switching commands for satisfaction of above goals. First, all the possible combinations of (s a , s b , s c ) for synthesizing the reference space vector are determined. Then, the value of i cap is calculated for those states according to (2) . Finally, the best combination of (s a , s b , s c ) is selected according to the region of v cap . These regions are defined as follows: priority and j = 8 has the lowest priority), T(j) represents the switching command according to defined priority, and S is the selected switching command for auxiliary module.
In continue, an example is given to clarify the algorithm procedure. It is assumed that the modulation index is 1, fault type is F 1 , auxiliary module operates in stable mode, and three-phase currents are
where I m is the current amplitude and ϕ represents the load phase angle. Moreover, it is assumed that ωt = π/4 at the time of sampling, ϕ = 0, and v cap is less than 0.97 V dc . In this condition, the auxiliary capacitor should be charged or the rate of discharging should be reduced. To achieve the best switching command, the proposed flowchart calculates the value of i cap from (2) for all switching combinations. Then, the value of i cap is sorted in a descending order. Based on this sorting, the switching command with the largest i cap has the highest priority. Afterward, it is evaluated if the selected command with the highest priority can synthesize the reference vector or not. If not, the second priority is evaluated and so on. Table III shows, for example, the obtained priorities when the time of sampling is ωt = π/4. According to Table III, the appropriate switching command for the inner layer of space vector diagram is derived in j = 3, i.e., S = T(3) = (1, 0, 1). This command will synthesize the reference vector and charge the capacitor. In For outer layer, the selected switching command would be S = T(7) = (1, 0, 0). In the proposed flowchart, if the value of v cap is higher than 1.03 V dc , then the selected switching command should discharge the capacitor quicker than other combinations. Hence, the value of i cap is sorted in an ascending order and the highest priority corresponds to the command with the lowest i cap . For example, for the same operating condition of previous example and when v cap ≥ 1.03 V dc , the selected command would be S = (1, 1, 0) .
Finally, when the voltage of an auxiliary capacitor is in the acceptable range, i.e., 0.97 V dc < v cap < 1.03 V dc , the priority of switching command is devoted to the one with the lower number of switching. This object helps to reduce the switching loss.
D. Capacitor Sizing Equation
According to Figs. 3-5, after fault event, one-third of outer layer in the space vector diagram is missed. The missed space vectors should be generated by the help of auxiliary module, but during synthesizing the reference vector in this interval, the auxiliary module has to transfer electric power to the load and the auxiliary capacitor will be discharged. In the rest interval of the space vector diagram, the switching commands can be selected to charge the capacitor or keep its voltage constant. Hence, the worst-discharging condition of the auxiliary capacitor is related to the missed region, and the corresponding voltage ripple (ΔV) can be derived by
where C aux represents the capacity of an auxiliary capacitor and i cap is the capacitor current. In (4), the value of i cap is updated from (2), in each switching period. In order to limit the dc-link voltage ripple to ΔV, one has to consider the maximum possible value of i cap under different load power factors (PF). Accordingly, (4) has been calculated for several load phase angles at unity modulation index. The resulting formula for auxiliary Number of reserved switches
Number of extra isolated rectifiers
capacitor is given by
where f is the line frequency and k is a factor which depends on the load phase angle. The calculated value of k is given in Table IV and it is seen that the maximum value of k relates to ϕ = 0. Based on this point and (5), it is concluded that the largest value of auxiliary capacitor is derived at ϕ = 0. Hence, the resistive load is the most critical load from the view point of capacitor sizing and voltage regulation. It is worth noting that the calculated value for k is related to a five-level CHB inverter with auxiliary module. For any other configurations, the value of k should be calculated again. Moreover, it is not recommended to choose a capacitance value greater than (5); otherwise, the charging time of the auxiliary capacitor will be longer in the transient mode.
From the design point of view, the maximum switch current in the auxiliary module is equal to the peak of load current and the off-state voltage is equal to V dc . Hence, the voltage and current ratings of power switches are almost similar to other switches. The voltage of the auxiliary capacitor is equal to the voltage of rest dc links in the CHB inverter and its maximum current is equal to the load peak current, so the maximum power that should be provided by the auxiliary module is equal to the maximum power of an H-bridge cell (V dc I m ). In addition, the auxiliary module is not supplied by an extra source and its voltage is almost constant in the stable mode, so its average power is zero.
To compare the proposed fault-tolerant method with the well-known techniques for the CHB converters, Table V has been provided. In this comparison, both software and hardware solutions have been included. According to Table V, the software-based solutions do not employ extra components, and, therefore, do not add to the cost and complexity of system. These methods, however, cannot generate the maximum output voltage after fault condition. The proposed method and the hardware solutions in [17] and [18] both can reach the maximum output voltage under single fault condition. The suggested method employs six extra switches and a capacitor in dc link, while the approach in [17] needs 12 extra power switches and three isolated dc sources. Moreover, the proposed method does not need to the extra isolated dc sources for the reserve module. In the proposed method, however, a transition time is necessary for capacitor charging after fault event while the approach in [17] is already ready to involve in the modulation.
III. SIMULATION RESULTS
A five-level three-phase CHB inverter with the auxiliary module is selected for the study in MATLAB/Simulink environment. The simulated system parameters are selected similar to practical multilevel converters and are listed in Table VI . In this simulation, antiparallel thyristors are employed as state change switches and C aux is obtained from (5) for ΔV = 0.1 V dc and ϕ = 0.
According to Table VI , the value of C aux is obtained as 4.5 mF to keep the voltage ripple less than 10%, but in the hardware-based solution in [17] , three extra diode rectifiers with capacitive filters are needed for supplying the H-bridge cells. Based on energy variations in steady state, the necessary capacitor for each of the three-phase rectifiers is obtained as
where P av,cell is the equivalent average power of one cell and V dc is the average of the dc-link voltage. Now, for the equal operating condition and the same voltage ripple of Table VI , the necessary capacitance is 3 × 1.8 = 5.4 mF which is larger than the size of the auxiliary capacitor in this paper. In order to evaluate the system response to different fault types, two cases have been considered: the F 1 fault is investigated under resistive load and F 2 fault is studied under inductive load with PF = 0.86.
A. Case 1: F 1 Fault
In the first investigation, the load is resistive (PF = 1) and the system is operating in normal condition up to t = 1 s. Then, an open-circuit fault happens in switch S 1 of the first cell in phase a. In this condition, as mentioned in Section II, one positive voltage level is missed in the output of phase a, so the fault type is F 1 . It is worth mentioning that to consider the effect of the fault detection algorithm, the open-switch fault detection method proposed in [10] has been applied in the simulation.
In Fig. 8 , the line-to-line voltages are shown and it is seen that the highest voltage level in v ab is not generated during the fault condition. Furthermore, the fault location is identified after 670 μs and the faulty leg is bypassed by turning the complementary switch on. Next, the lower switches in the auxiliary module are turned on and the antiparallel thyristors are opened to insert the auxiliary module in the circuit. The opening time of thyristors is less than 10 ms. Then, according to Fig. 9 , the dclink capacitor in the auxiliary module is charged as quickly as possible by the proposed method in Section II-C2. It is seen that the dc-link voltage gets equal to the rated value, i.e., 1.6 kV, at t = 1.056 s. In addition, the amplitude of the capacitor current is the same as the load current and its direction is positive to charge the capacitor. After dc-link voltage stabilization, the balanced line-to-line voltages are synthesized by the proposed approach. In addition, the voltage of the auxiliary capacitor is kept in the acceptable range during stable mode as it can be seen in Fig. 9 . The voltage ripple is also less than 10% or 160 V. Fig. 10 demonstrates the three-phase load currents and it is seen that the currents are balanced at the stable mode. Moreover, they have the same amplitude as the prefault condition.
B. Case 2: F 2 Fault
In this case, the load is inductive (PF = 0.866 lag) and the system is operating in normal condition up to t = 1 s, then an open-switch fault occurs in switch S 3 of first cell in phase a; hence, the lowest voltage level (−2 V dc ) is not generated and the fault type is F 2 . In this simulation, the fault location is identified after 820 μs.
The waveforms for the line-to-line voltages, voltage and current of auxiliary capacitor (i.e., v cap and i cap ), and the output currents are shown in Figs. 11-13 , respectively. Same as the previous test, it takes about 57 ms to charge the auxiliary capacitor and pass the transient mode. Moreover, the waveform and amplitude of line-to-line voltages and the load currents are same as the prefault condition in stable mode. In addition, according to Fig. 12 , the voltage ripple of the auxiliary capacitor remains in the acceptable range, i.e., ΔV < 160 V, it is also seen that the voltage ripple in Fig. 12 is lower than the one in Fig. 9 , which confirms the statement of "the resistive load is more challenging."
IV. EXPERIMENTAL RESULTS
The experimental validation of the proposed method is investigated by a laboratory prototype which is shown in Fig. 14 . The system parameters are listed in Table VII . Same as the previous section, similar fault scenarios are investigated in practice. First, F 1 fault is developed on phase a under resistive load and then F 2 fault is established on phase a under inductive load with PF = 0.866 lag.
As depicted in Fig. 15 , after F 1 fault (open-switch fault in switch S 1 of the first cell in phase a), the highest voltage level is missed in v ab . Furthermore, by F 2 fault in that cell, the lowest voltage level is missed in v ab , which can be seen in Fig. 18 . In both cases, the voltage of auxiliary capacitor v cap is reached to the rated value in less than 55 ms, as shown in Figs. 16 and 19 . Moreover, during the stable mode, the capacitor voltage remains in acceptable range (ΔV < 12.5 V), while the mean value is V cap = 125 V, which confirms the correct operation of the proposed strategy in Section II-C3. From comparison of Figs. 16 and 19 , one can also conclude that the amplitude of voltage ripple under inductive load is lower than the resistive load.
Furthermore, after fault event, the state change switches (or thyristor switches) receive off command, but they are not turned off until their currents become zero. Therefore, in Figs. 16 and 19 , one can see that after fault event, it takes a few milliseconds (less than 10 ms) to turn the thyristor off and to start the charge of auxiliary capacitor. The demonstrated load currents in Figs. 17 and 20 also confirm the restoration of prefault values by the new fault-tolerant approach. The effect of load type on current shape is also obvious in Fig. 20 . In brief, there is a good agreement between the simulation and experimental results.
V. CONCLUSION
In this paper, a method for fault-tolerant operation of threephase CHB converters was presented. The proposed method employs an auxiliary module which is made by six semiconductor switches and one capacitor in series to the CHB converter. Although the proposed method has been investigated on a five-level CHB converter, there is no limit for the number of voltage levels in the CHB converter. The proposed technique also employs the lowest number of components to synthesize the maximum voltage in the single fault conditions. Moreover, a novel strategy was introduced to synthesize the desired reference space vector and to keep the auxiliary capacitor voltage in the desired range, during fault conditions. All claims were confirmed by simulations and experiments on different fault groups and load types.
